








Front End Channels (A & B)

TITLE: TagV2p2_r4		REV: 3
嘉立创EDA	Company: Project CETI	Sheet: 1/9
	Date: 2023-05-12	Drawn By: Shreya Singh









Front End Channels (C & D)

TITLE: TagV2p2_r4		REV: 3
Company: Project CETI		Sheet: 2/9
Date: 2023-05-12	Drawn By: Shreya Singh	






24-BIT 4-CHANNEL ADC

TITLE:		REV: 4
TagV2p2_r4		
嘉立创EDA	Company: Project CETI	Sheet: 3/9
	Date: 2023-05-12	Drawn By: Shreya Singh









MCU & FPGA






Burnwire Drive & Reed Switches

TITLE: TagV2p2_r4		REV: 4
	Company: Project CETI	Sheet: 6/9
	Date: 2023-05-12	Drawn By: Shreya Singh



Power

TITLE: TagV2p2_r4		REV: 3
Company: Project CETI		Sheet: 7/9
Date: 2023-05-12		Drawn By: Shreya Singh



BMS

TITLE: TagV2p2_r4		REV: 3
Company: Project CETI		Sheet: 8/9
Date: 2023-05-12	Drawn By: Shreya Singh	

CHANGE LOG

- REV 4 10/19/23 CUMMINGS:
- * CONNECTED GPIO13 TO RF 3V3 SO SW CAN TURN IT OFF AND ON.
 - * ADD PULL UP ON RECOVERY BOOT_EN LINE
 - * DEPTH SENSOR POSITION ADJUSTED IN LAYOUT (MICHAEL)
 - * UPDATED FRONT END TO ADD HPF POLE
 - * E13 SHOULD NOT BE INCLUDED IN BOM. REMOVED (MATT 10/23/23)

MUST HAVE

MORE EXPLANATORY NOTES

NICE TO HAVE

DRAW OP AMPS AND COMPARATORS AS FUNCTIONAL SYMBOLS NOT BOX SYMBOLS
ADC SYMBOL IS DRAWN AS THE 8-CH INCORRECT PIN LABELS FOR 4-CH
CETI/SEAS LOGO ON TEMPLATE
FIX BMS IC SO PIN NAMES ARE LEGIBLE

NOTES, ISSUES AND TODO LIST

Schematic	TagV2.2_Rev4			Update Date	2023-10-23
				Create Date	2023-10-16
Page	Notes and Todo			Part Number	JLCPCB-002
Drawed	EasyEDA Pro	TagV2p2_r4			
Reviewed	EasyEDA Pro				
		VER	SIZE	PAGE	9 OF 9
		3	A4	EasyEDA.com	